Author: Robert Hyatt
Date: 10:20:39 12/14/02
Go up one level in this thread
On December 14, 2002 at 01:09:50, Matt Taylor wrote: >On December 13, 2002 at 22:47:56, Robert Hyatt wrote: > >>On December 13, 2002 at 21:45:25, Matt Taylor wrote: >> >>><snip> >>>>There are no dual PIV's at the moment. Only dual xeons. Xeons are _not_ >>>>PIV's.... For several reasons that can be found on the Intel web site. That's >>>>why >>>>xeons are considered to be their "server class chips" while the PIV is their >>>>"desktop >>>>class chip". >>> >>>Actually the high-clocked Xeons are Pentium 4 Xeons. If memory serves correctly, >>>the original Xeon was a Pentium 2 with extra cache. The Xeon is just Intel's >>>name for the SMP version of the chip. It's still the same chip, but in most >>>cases they add extra cache and enable SMP. >>> >>>-Matt >> >> >>They are not quite PIVs. If you use intel's compiler and compile for a PIV >>and run it on a PIV the thing runs fine. If you compile for a PIV and run it >>on a xeon it will blow up. >> >>---from experience last week... :) > >"blow up"? > >A fireworks show is always nice...what exactly do you mean? Crashes due to illegal instructions. Or due to instructions that behave like a noop on a PIII but not on a PIV. The simple moral is that if you compile for a PIV, it won't run on a xeon.
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.