Author: Larry Griffiths
Date: 16:07:40 01/17/01
Go up one level in this thread
On January 17, 2001 at 16:57:00, Terry McCracken wrote: >Major Snip! > >>>http://www.intel.com/eBusiness/products/ia64/faqs/ >> >>Again, this seems to indicate binary compatablility with IA32 instructions >>Terry, but I am still wondering if you have to be in some sort of IA32 mode or >>if you can just execute the instructions while in IA32 mode. Intel has always >>maintained hardware instruction compatability with previous generations and I >>would hope that IA32 code could use IA64 instructions and registers without >>doing some sort of mode switch or incurring clock cycle penalties. >> >>Larry. > >I'm also interested in the Itanium Processor, as far as IA32/64 compatability >goes. But don't know too much in this area. However, I hope these Intel links >help. > >Terry > >http://www.intel.com/design/ia-64/index.htm > > >http://www.intel.com/design/ia-64/itanium.htm > > >http://www.intel.com/design/ia-64/microarch_ovw/index.htm > > >http://www.intel.com/design/ia-64/microarch_ovw/sld020.htm This seems to confirm my initial thoughts that the BSF and BSR instructions should be available on the Itanium Processor. Thanks for the Links. Larry.
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.