Author: Dan Andersson
Date: 14:12:36 11/07/01
Go up one level in this thread
Don't know it's performance. But it's a 16 bit instruction - 32 bit data path design from Hitachi. Approximately one instruction per clock cycle, and hardware multiply an add 32bit*32bit=64bit. All in all it's an old embedded design, hard to see how it will stand up to the dragonball. MvH Dan Andersson
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.