Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: Hardware chess evaluation for everyone

Author: Tim Mann

Date: 13:19:26 07/02/98

Go up one level in this thread


On June 30, 1998 at 13:24:45, Robert Hyatt wrote:

>not hard.  this is *exactly* how the original 160K nodes per second Belle
>was built...  Note that it makes modification a process of throwing out the
>old and burning the new...

Xilinx FPGAs (and similar ones made by other companies) are not programmed by
permanent "burning".  You load the FPGA's wiring diagram into it when you power
it up, and and you can change it at any time.  It's a very cool technology for
prototyping hardware or even building small production runs.  The hardware folks
here use them in many of their projects.

	--Tim



This page took 0 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.