Author: Howard Exner
Date: 17:06:21 07/10/98
Go up one level in this thread
On July 10, 1998 at 17:17:07, Tom Kerrigan wrote: >On July 10, 1998 at 15:04:59, Robert Hyatt wrote: > >>The PII doesn't always run at 1/2. That's what the PII/Xeon is all about, > >Looks like that's the issue here, doesn't it? >Everything I've ever read says the PII L2 cache always runs at 1/2 the core >clock speed. Unless the articles/documents/specifications are simply wrong, >there is no reason the PII/400 shouldn't be exactly 33% faster than a PII/300. >So what do you think the PII/400's L2 cache runs at? All the PII's (Klamath,Deschutes and Mobile) run the L2 cache interface speed at 1/2 the CPU. The Intel Xeon runs the L2 cache at the CPU speed (just as the Pentium Pro did). The System Bus Speed of the Xeon will is 100, while the three options for L2 Cache size are 512, 1MB and 2MB. This above info is taken from a chart in PC Magazine (July, page138) > >>And note that these are *real* results from data obtained from 450mhz xeon >>results, and comparing to my P6/200 with everything identical. > >Yes, yes, you found a Xeon. Fine. I'm about 50 feet away from 200 of them. > >Cheers, >Tom
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.