Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: HW based Crafty (Boule's thesis)

Author: Tom Kerrigan

Date: 12:41:31 04/03/02

Go up one level in this thread


On April 03, 2002 at 11:44:45, Robert Hyatt wrote:

>Again this depends on the FPGA you are looking at.  DB processors ran at
>20-24mhz, and searched at 2M-2.4M nodes per second each.  Hsu later reported
>that at least a factor of 15 speed-up would be possible with newer fab
>processes.  He predicted 36M for .18u as a first guess...

Uhhhh, are you clear on what an FPGA is? DB had absolutely nothing to do with
FPGAs in any way, shape, or form. You're comparing a motorcycle to a paddle
boat, and I'm not even sure what conclusions you're trying to draw from that
comparison.

>They've been around forever in various forms.  Look up Ken's paper on
>Belle.  Or his paper "An FPGA based move generator for the game of Chess"
>or any of several other publications including the second edition of
>"Chess skill in man and machine."
>
>Belle used them in 1980, for certain.  I don't know how long they had been
>out by then...

The way I remember it, Belle was a mess of PALs and TTLs. If you just meant that
Belle used programmable logic, then yeah, I'll buy that. PALs have been around
forever.

-Tom



This page took 0.03 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.