Author: David Dory
Date: 13:46:21 07/18/02
Go up one level in this thread
On July 18, 2002 at 09:35:12, Vincent Diepeveen wrote: > >The bigger L2 cache is of course a joke for computerchess when running single >cpu. The P4 Xeons do not have 512KB but 256KB L2 cache. > Go back to hardwareanalysis.com and click on the "Intel announces 2.4G Xeon's" link on the left border of the page. David
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.