Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: MMX instructions for bitboards

Author: Vincent Diepeveen

Date: 09:49:23 08/09/02

Go up one level in this thread


On August 08, 2002 at 23:54:10, Matthew McKnight wrote:

it is a bad place, because for example the P4 only has 1 MMX decoder.
So if i understand well that's at most 1 mmx instruction a clock.

compare that with normal cpu which can do up to 3 instructions a clock.

Waste of time to wait for mmx instructions unless you do something inside
it which is completely working independant from the normal cpu. If you do
it can't be significant.

next cpu version again it is a waste of a lot of effort.

See you

>the MMX registers seem to be a good place for optimizing a chess program.  Is
>anyone using these for quick ANDs or ORs?  Or is the lack of useful MMX
>instructions too inhibiting?
>
>the only place I can see a gain by processing many bitboards at once would be in
>attacks() by generating rank,file,and diags all at once in the MM registers, but
>i might just end up needing more instructions for the MMX operations
>
>Anyone trying this?
>
>Matt



This page took 0 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.