Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: Thesis by Marc Boule

Author: Marc Boulé

Date: 13:09:30 09/08/02

Go up one level in this thread


>Are you in verilog at FPGA?
>
>Any previous experiences in verilog and the donated board,
>how many gates to you have at your disposal?
>
>Best regards,
>Vincent
>

I use VHDL to code hardware.

I had previous experience with VHDL and FPGAs. A few undergraduate courses I
took helped me alot. In the databook, the device says a total of 888k system
gates but that's if you count the blockRAM and all. A more resonable metric for
me is # of logic cells (1 LUT + 1 FF). In this case, approx 20 000 LCs.

Marc Boulé



This page took 0 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.