Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: Thesis by Marc Boule

Author: Marc Boulé

Date: 20:51:50 09/08/02

Go up one level in this thread


>how many gates do you estimate your move generator will cost you?

Design Summary
--------------
   Number of errors:      0
   Number of warnings:   16
   Number of Slices:              6,184 out of  9,408   65%
   Number of Slices containing
      unrelated logic:                0 out of  6,184    0%
   Number of Slice Flip Flops:      790 out of 18,816    4%
   Total Number 4 input LUTs:    10,804 out of 18,816   57%
      Number used as LUTs:                     10,104
      Number used for 32x1 RAMs:                  700
      (Two LUTs used per 32x1 RAM)
   Number of bonded IOBs:            50 out of    166   30%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of RPM macros:           71
Total equivalent gate count for design:  158,221
Additional JTAG gate count for IOBs:  2,448




This page took 0.02 seconds to execute

Last modified: Thu, 07 Jul 11 08:48:38 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.