Author: Anthony Cozzie
Date: 11:01:52 10/24/02
Go up one level in this thread
On October 24, 2002 at 05:11:19, Jorge Pichard wrote: >If you compare the architecture advantages of a Dual AMD MP such as: The >operation per clock cycle, the floating point pipelines and the L1 Cache size >you can immediately see why AMD is the King. > >http://www.amd.com/gb-uk/Processors/TechnicalResources/0,,30_182_865_4362,00.html 1. Intel's x87 FPU is (shudder) stack based. Go look at spec fp 2k scores and watch a 1GHZ sun blow away a 3GHz PIV. Intel made a deliberate decision to optimize for multimedia (read: DSP) for the PIV; the PIV emphasizes SSE as a way around the asinine stack based floating point unit. 2. PIV has a LARGER L1 Icache than athlon. What idiot tacked an 8K DIRECT MAPPED L1 Dcache on it I have no idea. 3. Don't make decisions based on the number of functional units. In reality, those are never full - they are limited by various dependencies in the code. *ALPHA 21264* with a real ISA and a very aggressive ISA doesn't even hit 2 IPC when run on Spec Int 2k. Hammer has the same number of FUs as the Athlon. Increasing the number of FUs does not give you infinite performance increases. anthony
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.