Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: Latency versus Information Bandwidth: Questions

Author: Robert Hyatt

Date: 16:56:19 12/05/02

Go up one level in this thread


On December 05, 2002 at 18:22:09, Jeremiah Penery wrote:

>On December 05, 2002 at 18:10:40, Robert Hyatt wrote:
>
>>That's fine, but that is not the same thing as saying "each processor has a
>>dedicated bus to its
>>own memory".
>
>Each processor DOES have a dedicated bus to its own memory.


One of the two statements can't be true.  A crossbar is _not_ a dedicated bus.

So either it is a dedicated bus which means NUMA, or it is a crossbar which
means it is not a dedicated bus...




This page took 0 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.