Author: Dan Andersson
Date: 14:38:10 12/13/02
Go up one level in this thread
It is meant to be an alternative to DSP/FPGA combos. I do see a use for it. DSPs would rule the earth if they were not hellishly difficult to program. You could rig this one up to compute some things in constant time, by building pipelines of CPUs. Like all legal moves or eval. Though the question is what is the processors speed? And what is the memory access pattern? If MIMD is possible ETC would be a big win. Right now it seems like a total unknown. MvH Dan Andersson
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.