Author: Matt Taylor
Date: 10:09:18 12/24/02
Go up one level in this thread
On December 24, 2002 at 12:52:41, Vincent Lejeune wrote: >http://www.xbitlabs.com/mainboards/ddr-ii/ Interesting that they point out the suggestion of an SRAM cache to eliminate tRCD. It's too bad that it didn't get implemented. It would be completely backward compatible and faster in terms of latency, and it wouldn't add much to the chip cost. -Matt
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.