Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: 64-bit machines

Author: Tom Kerrigan

Date: 11:44:40 02/10/03

Go up one level in this thread


On February 10, 2003 at 01:32:45, Matt Taylor wrote:

>On February 10, 2003 at 00:44:13, Tom Kerrigan wrote:
>
>>On February 09, 2003 at 23:39:04, Matt Taylor wrote:
>>
>>>>Compilers that inline code and do "fastcalls" negate any benefit that register
>>>>windowing gives you.
>>>On an architecture like Sparc or IA-64 that gives you enough registers to do so.
>>>Let's start counting...I have 8 registers on IA-32...1 used as frame pointer...1
>>>as stack pointer...3 get preserved by convention...hmm. I guess that leaves -3-
>>>registers for "fastcall" convention. This is why IA-32 usually doesn't even
>>>bother with fastcall.
>>
>>Sure, programmer visible registers. Doesn't the P6 have 40 rename registers? Who
>>knows how many the P4 has.
>
>I don't see your point. It's not programmer-visible, and it doesn't assist a
>fastcall convention.

Why wouldn't the rename registers alleviate the problem with fastcalls just as
much as anything else?

Why are you arguing about IA-32 anyway? I don't even like IA-32. Fastcalls work
well with MIPS and Alpha, that's been well documented. And before you discount
IA-32, why not actually get some data on it before trying to convince yourself
one way or the other?

-Tom



This page took 0 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.