Author: Tom Kerrigan
Date: 01:57:35 02/12/03
Go up one level in this thread
On February 12, 2003 at 02:21:38, Matt Taylor wrote: >That is a problem on every architecture. A lower clock speed actually helps in a >way -- fewer cycles get wasted, so a lower percentage of the machine's power is >wasted idling. McKinley runs at 1 GHz meaning that 1 cycle = 1 ns. Typical >latency for SDRAM seems to be 100-133 ns. RDRAM is worse, but I don't have >figures for RDRAM. (IIRC, McKinley only runs on RDRAM.) And the advantage of a Honda Civic at a drag race is that it uses less gas. -Tom
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.