Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: Another memory latency test

Author: Keith Evans

Date: 15:04:56 07/17/03

Go up one level in this thread


On July 17, 2003 at 17:55:54, Vincent Diepeveen wrote:

>On July 17, 2003 at 15:23:19, Keith Evans wrote:
>
>>It will be interesting to find out the discrepancy in the reported latencies.
>>
>>I remember years ago that DRAM had a tRC of 110 ns, so in theory you could do an
>>endless stream of random reads and not see a latency worse than 110 ns at the
>>hardware level. (Excluding the occasional increase due to refresh.)
>
>Are you talking about cray supercomputers or something?
>

Low end graphics chips - this is a concern when you're doing things like drawing
vertical lines.



This page took 0.06 seconds to execute

Last modified: Thu, 07 Jul 11 08:48:38 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.