Author: Gerd Isenberg
Date: 08:28:09 10/22/03
Go up one level in this thread
On October 22, 2003 at 03:33:05, Daniel Clausen wrote: >On October 21, 2003 at 15:29:19, Eugene Nalimov wrote: > >>On Itanium integer registers are actually 65 bits wide. 64 bits for data and one >>NAT (not a thing) bit. >> >>:-) >> >>Thanks, >>Eugene > >If there is a way to use this bit for yourself too, I'm sure Gerd will come up >with another cool new algorithm! :) > >Sargon ;-) I'm really not familar with this very interesting processor architecture. It has an integer register file of 128! * 64+NaT. It seems well designed to do a lot of parallel fill cycles. I guess a set NaT-bit may trigger some exceptions/interrupts if you do some operations with uninitialited registers, allowing some lowlevel try-catch like control structures (including stack rewind?). Gerd
This page took 0.01 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.