Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: Multi-Hydra Computer Feasible in Future?

Author: Keith Evans

Date: 12:15:46 02/17/04

Go up one level in this thread


On February 17, 2004 at 14:52:31, Vincent Diepeveen wrote:

>Is there some free/trial simulation software of fpga?
>
>I would like to try some simple stuff in verilog (non computer chess related
>some mathematical software i wrote once which i want to get faster it works with
>big integers which are hard to simulate with just 128 bits registers), but
>before paying so much i would prefer some type of simulator that can give me an
>impression of how easy it is to program verilog.
>
>Trivially such simulator doesn't need to work fast.
>
>>-K

You can try http://www.icarus.com/eda/verilog/ plus gtkwave.

Start out just learning about synthesizable code. It's actually quite easy to
learn.

The hard part is that you have to be able to visualize what hardware you are
requesting the synthesizer to build. Otherwise you will create a bloated design.
For example you might use a bunch of adders when you really only need one adder.
Software guys tend to have this problem as they are used to writing C code with
+'s strewn all over the place. There have been products that try to figure this
kind of resource sharing out - like behavioral compiler. (See
http://www.xilinx.com/publications/xcellonline/xcell_47/xc_pdf/xc_3d47.pdf for
an example of what I'm talking about.)

-K



This page took 0 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.