Author: Vincent Diepeveen
Date: 05:02:41 02/20/99
Go up one level in this thread
On February 20, 1999 at 04:35:46, Paulo Soares wrote:
>Nowadays, not only the clock of the processor defines the processing
>capacity. The processor communicates with the memory through the bus.
>This bus must function, at least, at the speed of the memory.
> This year will be appearing in the market processors with clock equal
>or grather than 500Mz. Certainly many of us will make upgrade, but it is
>important to know, among others things:
>
> 1. Clock of processador(500, 550Mz, etc)
> 2. Amount of memory, in Kb, of cache L1("L " of level).
> 3. Amount of memory, in Kb, of cache L2("L " of level).
> 4. Maximum speed of the bus, that establish the connection
> betwen the processor and the memory.
> 5. Maximum speed of the memory.
>
> All these factors are important to obtain the maximum in processing.
Perhaps even more important (as L2 is quite huge already):
6 a branch prediction penalty
6 b BTB size (branch target buffer)
7 #clocks delay getting something out of L2
8 #instructions a clock
>Best regards,
>
>Paulo Soares, from Brazil
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.