Author: Andrew Slough
Date: 14:58:34 06/13/99
Go up one level in this thread
On June 13, 1999 at 13:48:23, Robert Hyatt wrote: >On June 13, 1999 at 11:53:42, Ernst Walet wrote: > >>On June 13, 1999 at 10:40:00, Alessandro Morales wrote: >> >>>So far: >>> >>>Rebel & Chess Tiger - Kryotech AMD K6-III 600 Mhz >>>Ferret, Fritz, Junior - Quad Pentium II 450 Mhz >> >>A Xeon is not a PII. > >actually it is... but it is called the PII/xeon, although I bet that >fritz/junior are on PIII/xeon's instead, which are better once compilers >start using all the new instructions.. > Hi Bob. I assume you're referring to the instructions that allow you to load straight from memory without being written into your cache (they call them `streaming' instructions don't they?) Won't you have to resort to assembler to make use of these? How will the compiler know which of your data structures to use the streaming instructions for? I guess most compiler writers are concentrating on Merced now. That'll be interesting - you'll be able to keep all your bitboards in the 128 64-bit integer registers and get the kind of speedup Stephen Streater got on StrongARM! > > >> >>>GromitChess - Pentium II 450 Mhz >>> >>>Bruce, please keep us informed about all news :-) >>> >>>Alessandro Morales >> >>Ernst-J. Andy
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.