Computer Chess Club Archives


Search

Terms

Messages

Subject: Re: A Response From Marc Boule (FPGA piece-square tables)

Author: Tom Kerrigan

Date: 01:10:52 04/04/02

Go up one level in this thread


On April 03, 2002 at 13:01:07, Keith Evans wrote:

>Correct me if I'm wrong but I don't think that the piece square tables will be a
>problem. Let's take a pretty middle of the road part such as the XCV1000E - it's
>a basic Virtex FPGA without extended memory. There are 96 Block SelectRAMs in
>this part. You can configure them in different ways - I think that the most
>appropriate way for piece square tables is as 512x8. This is more than enough to
>hold 64*6 = 384 entries. And that's using 1 RAM - 95 are still available.

Hmmm. I don't know about Block SelectRAMs. When I was using a Virtex for my
senior project, I used CLBs as 16-bit RAMs.

-Tom



This page took 0 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.