Computer Chess Club Archives

Search

Messages

Subject: Re: Tables or Calculation

Author: David Rasmussen

Date: 02:02:44 01/18/03

Go up one level in this thread

On January 18, 2003 at 05:00:16, Matt Taylor wrote:

>
>64-bit shift in something like 3 cycles when count is < 32. Pentium 4 L1 cache
>latency -- 2 clocks. Athlon L1 cache latency -- 3 clocks.
>

I don't understand this

>Bad performance of former indicitive of poor optimization.
>

I don't understand this

/David

• Re: Tables or Calculation Matt Taylor 02:19:14 01/18/03
  • Re: Tables or Calculation David Rasmussen 02:23:54 01/18/03
    • Re: Tables or Calculation Matt Taylor 11:30:15 01/18/03
      • Re: Tables or Calculation David Rasmussen 12:57:08 01/18/03
        • Re: Tables or Calculation Matt Taylor 16:12:55 01/18/03
          • Re: Tables or Calculation David Rasmussen 04:24:38 01/19/03
            • Re: Tables or Calculation Matt Taylor 09:33:29 01/19/03
              • Re: Tables or Calculation David Rasmussen 10:34:26 01/19/03
    • Re: Tables or Calculation Robert Hyatt 10:09:23 01/18/03

This page took 0 seconds to execute

Last modified: Thu, 15 Apr 21 08:11:13 -0700

Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.