Author: Dezhi Zhao
Date: 05:49:09 08/29/03
Go up one level in this thread
On August 28, 2003 at 11:45:35, Robert Hyatt wrote: >I'm not talking about write-through. I am talking about write-back. Once >you modify a line of cache, that line of cache _is_ going to be written back >to memory. When is hard to predict, but before it is replaced by another cache >line, it _will_ be written back. So you write one byte to cache on a PIV, you >are going to dump 128 bytes back to memory at some point. With only 4096 lines >of cache, it won't be long before that happens... And there is no way to >prevent it. > Are the cache line sizes of L1 and L2 are different for P4? I was always thinking of a L1 load or store is 64 bytes.
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.