Author: Ernst A. Heinz
Date: 01:12:32 04/24/98
Go up one level in this thread
On April 23, 1998 at 16:28:54, Frank E. Oldham wrote: >A recent BYTE article discussed the POWER3. I was impressed by the >aggregate cache and memory bandwidth. For example, the chip has a >256-bit L2 cache bus (compared to 64-bit for PCs and Macs). Most Alpha workstations (even the cheaper AlphaPC mainboards) have had 256bit buses between their CPUs, the external L2/L3 caches, and even the main memory *for years*. =Ernst=
This page took 0 seconds to execute
Last modified: Thu, 15 Apr 21 08:11:13 -0700
Current Computer Chess Club Forums at Talkchess. This site by Sean Mintz.